Kids Library Home

Welcome to the Kids' Library!

Search for books, movies, music, magazines, and more.

     
Available items only
E-Book/E-Doc
Author Munden, Richard.

Title ASIC and FPGA verification : a guide to component modeling / Richard Munden.

Imprint San Francisco, Calif. : Morgan Kaufmann, ©2005.

Copies

Location Call No. OPAC Message Status
 Axe Elsevier ScienceDirect Ebook  Electronic Book    ---  Available
Description 1 online resource (1 volume).
text txt rdacontent
computer c rdamedia
online resource cr rdacarrier
Series Morgan Kaufmann series in systems on silicon
Morgan Kaufmann series in systems on silicon.
Note Includes index.
Print version record.
Contents 1. Introduction to Board-Level Verification; 2. Tour of a simple model; 3. VHDL packages for component models; 4. Introduction to SDF; 5. Anatomy of a VITAL Model; 6. Modeling Delays; 7. VITAL truth tables; 8. Modeling timing constraints; 9. Modeling registered devices; 10. Conditional delays and timing constraints; 11. Negative timing constraints; 12. Timing Files and Backannotation; 13. Adding Timing to Your RTL Code; 14. Modeling Memories; 15. Considerations for Component Modeling; 16. Modeling Component Centric Features; 17. Testbenches for Component Models.
Summary Richard Munden demonstrates how to create and use simulation models for verifying ASIC and FPGA designs and board-level designs that use off-the-shelf digital components. Based on the VHDL/VITAL standard, these models include timing constraints and propagation delays that are required for accurate verification of todays digital designs. ASIC and FPGA Verification: A Guide to Component Modeling expertly illustrates how ASICs and FPGAs can be verified in the larger context of a board or a system. It is a valuable resource for any designer who simulates multi-chip digital designs. *Provides numerous models and a clearly defined methodology for performing board-level simulation. *Covers the details of modeling for verification of both logic and timing. *First book to collect and teach techniques for using VHDL to model "off-the-shelf" or "IP" digital components for use in FPGA and board-level design verification
Subject Application-specific integrated circuits.
Field programmable gate arrays.
Circuits intégrés à la demande.
Réseaux logiques programmables par l'utilisateur.
TECHNOLOGY & ENGINEERING -- Electronics -- Circuits -- VLSI & ULSI.
TECHNOLOGY & ENGINEERING -- Electronics -- Circuits -- Logic.
COMPUTERS -- Logic Design.
Application specific integrated circuits.
Field programmable gate arrays
Application-specific integrated circuits
Other Form: Print version: Munden, Richard. ASIC and FPGA verification. San Francisco, Calif. : Morgan Kaufmann, ©2005 0125105819 (OCoLC)56642597
ISBN 1417549718 (electronic bk.)
9781417549719 (electronic bk.)
9780125105811
0125105819
9780080475929 (electronic bk.)
0080475922 (electronic bk.)
Standard No. AU@ 000054157368
CHNEW 001004749
DEBBG BV042307519
DEBBG BV043098194
DEBSZ 36775617X
DEBSZ 422370789
GBVCP 801209609
NZ1 12435007

 
    
Available items only